We have developed a CAMAC module for analyzing neutron multiplicities. Reduction in dead time over previous methods has been made possible by providing independent detector channels. We have achieved a considerable reduction in circuitry by utilizing RAM and PROM integrated circuits in a nonstandard fashion. Along with specially developed algorithms, the module has been able to successfully unfold overlapping multiplicity chains for count rates varying over three orders of magnitude.
I. INTRODUCTION
Thermal neutron correlation counting is a well-established technique [l-23 for measuring the quantity of plutonium or uranium contained in a sample. For our discussion we will describe a sample containing plutonium. In principle, the quantity of plutonium in a sample can be determined by the number of ne rons resulting from the spontaneous fissioning of "Pu.
In reality, this measurement is obscured by neutrons from two other processes: neutrons produced by the (a,n) reaction and those resulting from secondary fissions (neutron multiplication) in 239Pu. In the first case, plutonium, as it decays, produces particles that can generate neutrons if they impinge on low mass nuclei. These neutrons are uncorrelated in time, that is, random. In the second case, the resulting neutrons are time-correlated with those of the primary spontaneously fissioned neutrons. The purpose of correlation techniques is to minimize the effects of these processes and produce a useful measurement of plutonium in the sample.
The sample is placed into a thermal neutron well counter. This system consists of a cubical mass of polyethylene surrounding a central sample cavity. Several 3He neutron detectors are embedded in the polyethylene. These detectors convert neutrons into electronic pulses, which are then fed into a correlation circuit.
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The correlation circuit consists mainly of a shift register of finite length that is clocked at a fixed rate. The object is to create a time window using the shift register, thereby allowing correlated neutron pulses to be contained within this window. The correlation circuit records the number of neutron pulses in the shift register when a neutron pulse exits the shift register. This data is recorded in histogram form and referred to as the signal histogram. The correlation circuit also records the contents of the shift register at a periodic rate that is not related to the neutron pulse stream, this data is also recorded in histogram form and referred to as the background histogram. By applying special algorithms to the signal and background data, neutron multiplication and the quantity of plutonium in a sample can be obtained.
A major design objective of the programmable multichannel correlation module (PMCCM), as it applies to earlier designs of this type was to lower the overall dead time. We accomplished this by providing, in effect, a separate shift register for each detector channel and by minimizing the time that each channel input is disabled from processing input pulses. This dead time is 12 ns per shift register clock. Earlier designs summed the output of several detectors, then sent it to one shift register, which meant that once a pulse was loaded into the shiR register, the unit could no longer accept pulses until the existing pulse was shifted into the next bin. Another design objective was to make a module that could be easily adapted to different detector types and configurations. We met this objective by making the module's key parameters software programmable.
MODULE DESCRIFCION
The PMCCM comprises the following components and their operations (see Fig. 1 ).
The Qscillator generates the overall PMCCM system timing and drives the programmable clock circuit and the programmable background read clock circuit. The groerammable clock, which generates the shift register clock signal, can be programmed to be 2 MHz, 1 MHz, 500 kHz or 250 kHz, thus providing a clock period or shift register bin time of 500 ns, 1 ps, 2 ps, or 4 ps, respectively.
The innut sync hronizer latches pulses (hits) that occur on any of the 15 inputs of the PMCCM module. Only one pulse per channel can be latched every clock period. The inputs to the PMCCM can be disabled via the CAMAC interface.
The summine PROM basically sums the number of input channels hit during the current clock period and produces a 4-bit binary value (data byte) from 0-15. The output of this circuit is sent to the shift register and the up/down counter via the adder.
The proerammable shiR reeister (Fig. 2) shifts the data byte received for each clock period. The shift register length is programmable from the range of 1-1024 bins. The shift register bin time is based upon the setting for the programmable clock, which ranges from 500 ns to 4 ps. The shift register consists of a standard 1024 by 4 static RAM chip, whose address lines are driven by a 10-bit binary counter. The shift register length is programmed by loading the desired value into the length register. The output of the binary counter and the output of the length register are compared by a 10-bit comparator, when the two are equal, the binary counter is reset to zero. In effect, a data byte is loaded into RAM sequentially at the rate determined by the shift register clock (SR Clock). Thus, during one SR Clock period, the current memory location is read out and loaded into the serializer, then the data byte from the summing PROM is loaded into the same memory location. The =/down counter stores the sum of data bytes that are contained in the shift register. As the data bytes are shifted into the shiR register, they are also added to the upldown counter via the adder. As the data byte is shifted out, it is converted into a pulse stream by the serializer. This serial stream of pulses down counts or subtracts from the up/down counter one pulse at a time, whereas the add portion of the The maximum count value maintained in the up/down counter can be as high as 255, although only a value of 0-31 is decoded. An overflowhnderflow error will occur if the up/down counter ever underflows 0 or exceeds 31. This error will illuminate the "E" LED on the front panel and an provide error status in the CAMAC status word.
The 5-to 32-channel decode r is used to decode the up/down counter value and route a pulse out of the appropriate scaler channel signal line to the selected Lecroy 32-channel scaler module. Only one of the scaler units is enabled at a time. This is accomplished by using the MNWTO and BKVETO signal provided by the PMCCM to enable each of the scalers via their VETO inputs.
TheINTR D\EXT RD switch, located on the front panel, determines how the upidown counter value will be sent to the signal scaler. The status of this switch can also be obtained via the CAMAC interface. If this switch is in the IN" RD mode, the uddown counter value will be read out each time a down count is sent out of the serializer. The up/down counter will be decremented first, then a pulse will be sent to the appropriate up/down scaler channel. If the switch is in the EXIT RD position, a pulse injected into the EXT RD input will make the reading. (This is discussed in more detail in Sec. 111.1
The backeround c lock circuitry controls the background read synchronization.
The up/down counter to the background scaler is read out at a programmed rate. The CAMAC interface circuitry is used to interface the PMCCM with the CAMAC bus, which allows the CAMAC controller (under software control) to program the PMCCM and read its status. The CAMAC interface performs the following functions.
1. Programs the shift register length.
2. Programs the shift register clock frequency.
3. Programs the background clock frequency.
4. Enables and disables CHO-CH15 inputs.
5. Resets counters, shift register, error latch, etc.
6. Reads the status of the error latch.
7. Reads the status of the INT RD\EXT RD switch.
8. Reads the status of the diagnostic switch.
MODES OF OPERATION
The front panel INTiEXT RD switch selects the PMCCM operational modes. If EX" is selected then external read pulses are fed into the EXT RD INPUT.
All the experiments described in this document used the internal read mode.
A Internal Read Mode
If a pulse or packet of pulses is shifted out of the shift register via the serializer, the up/down counter will be decremented by one for each pulse and then a pulse will be sent out to the signal scaler module. The channel (CH) in which the pulse occurs corresponds to the value in the up/down counter after it was decremented. For example, if the up/down counter had a value of 1 at the beginning of the down count cycle and a single down count is obtained from the shift register via the serializer, the up/down counter is first decremented to 0 and then a pulse is sent from the CHO signal line to the signal scaler.
The largest acceptable packet of down counts that can occur at a given clock cycle is 15. For the following example, let us assume a count of 15 is in the up/down counter and the down count packet is equal to 15. First, the up/down counter is decremented by 1, making it equal to 14; next, a pulse is sent out the CH14 signal line, and the up/down counter is decremented by 1, making it 13; then a pulse is sent out the CH13 signal line. This progression continues until the up/down counter is decremented by the 15th down pulse at which time the up/down counter will be decremented to 0. A pulse is then sent out the CHO signal line. It should also be noted that if no down count pulses are shifted out of the shift register via the serializer, there will be no pulses sent to the up/down counter. The pulses are sent out of the serializer at 40 MHz.
After the down count portion of the cycle is completed, the number of input channel hits are added to the upidown counter; this number can be 0-15. This data byte is also put into the shift register and will eventually reach the output of the shift register, where it will be used to down count the up/down counter and send pulses to the signal scaler unit. The time at which the data byte arrives at the output is based on the product of the shift register clock period and the number of shift register bins used, both of which are programmable. This time ranges from 500 ns for a clock period of 500 ns and shift register length of 1 to a maximum time of 4.096 ms for a clock period of 4 ps and shift register length of 1024.
The value of the up/down counter is also read out during background reads. Instead of reading out the up/down counter value to the signal scaler, the value is sent to the background scaler. This occurs once time (i.e., the the oscillator during every background read programmable submultiple of frequency). For example, if during a background read the up/down counter contains the number 12, then a pulse will be sent out the CH12 signal line to the background scaler unit. The signal scaler unit will be disabled via the MNVETO signal and the back scaler unit will be enabled via the BKVETO signal.
B. External Read Mode
The external read mode is very similar to the internal read mode with one major exception: instead of the down pulses to the up/down counter generating the pulses sent to the signal scaler, an external read pulse will generate the pulse sent to the signal scaler. When a pulse is detected on the external read input during the cycle, it is latched and used to enable an up/down counter read once that cycle. The read takes place after the down count and add portions of the cycle, Basically, if an external read pulse occurs, the value of the up/down counter will be sent out the appropriate line to the signal scaler.
C. PMCCMs Performance
Pulsing all 15 inputs with the same signal is an acid test of the PMCCRlfs ability to process overlapping pulses. The pulses are correctly counted as a 15-fold event 99.4% of the time. The 0.6% loss is due to a 12-ns dead time at the boundary between adjacent 2-ps time bins.
IV. TYPICAL DATA REDUCTION
To unfold overlapping neutron clusters and remove the effects of random neutrons, several numerical steps must be taken (see Ref. 3 for more details).
We configured the shift register for a time span equaling about 4 "half-lives" of the detector system. Four half-lives span about 94% of the coincident probability envelope, which reduces the detector efficiency for detecting coincidences 6%.
It is important to distinguish between the two sets of data. In the first data set (in the signal scalers), the up/down scaler is read because a neutron pulse triggered the read function, and the following pulses in the shift register be correlated with the trigger neutron by having been born in the same (or a concatenated) fission. In the second data set (in the background scalers), the pulses in the shift register cannot be correlated with the trigger, because the trigger was merely an arbitrary electronic signal having nothing to do with the fission process.
The desired coincident probabilities by the following numerical steps.
1. The histomam of discrete events are obtained stored in the 32 signal scalercis reduced by normalization to a set of probabilities, P (n), that exactly 0, 1, 2, ... n pulses are found in the shfk register when the . . read function ed bv a n e e o n pulse entug the shl& reeister.
2. The histogram of discrete events stored in the 32 background scalers is reduced by normalization to a set of probabilities, P,(n), that exactly 0, 1, 2, ... n pulses are found in the shift register when the read function i s d bv an
. .
3, These two sets of probabilities are then combined to extract the probabilities, P,(n), that a neutron pulse trigger finds 0, 1, 2, ... n conelated pulses in the shift register.
zero term in the P,(n) array. For the case in which only one coincident neutron is detected, we have Equation 1 arises from the fact that a single coincident pulse can be observed in exactly two mutually exclusive ways: a. One pulse uncorrelated with the trigger, and no pulse correlated with the trigger, or b. No uncorrelated pulse and one correlated pulse.
Consider the following matrix:
The P (i) across the top are the Probabilities obtained &om the b a c k P m d the p&) down the right side are the correlated probabilities that we seek. Each matrix entry is the product of the column head multiplied by the right margin term: P,(i) x P 0' ). In the left margin, we have the p,(n) values, whick are the probabilities of finding n neutron pulses in the shiR register given a neutron trigger.
where we have used the Pc(0) previously obtained. Summing along each diagonal (upper right to lower left) gives the total probability for observing exactly n Each of these equations may be solved in turn for another term in P,(n).
in the shift register.
The general expression for the probabilities is We need to emphasize that Pc(n) is the probability that a neutron pulse as it exits the shift register will "see" n cotrelated pulses in the shift register. By "correlated we mean pulses arising from the detection of neutrons born in the same fission as the trigger neutron or in a concatenated fission. It is important to note that Eq. 3 requires repeated subtraction with the result that there are large uncertainties associated with the probabilities for higher multiplicities.
4.
There is one final step in reducing the data. Let us assume that the detector sees an isolated group of four correlated neutrons. These four pulses proceed through the shift register. The first to exit causes a read operation that sees the three following pulses, which increases the reading of the no. 3 signal scaler by 1. The next pulse exiting will have only two followers, and scaler no. 2 will increase by 1. Similarly, the remaining two pulses will cause scalers no. 1 and 0 to increase. We see that any group of n correlated pulses will be tallied in the (n-11th scaler (one pulse is the trigger) and jn every lower sca ler. The last correction is to remove this overlap:
and normalize the Wn) to unity. Thus, we have Pdn)
as the probability of detecting clusters of n + l correlated neutrons.
Pf (n) = P, (n) -P, (n+ 1) .
We now define some parameters used to characterize clusters. These parameters are count rate independent unless dotted (e.g., Ml is M1 times the cluster trigger rate). One characteristic of an average cluster is the first moment obtained as follows:
M1= c P f 6 ] x j .
j=l (5)
Thus, M1 is the average number of extra pulses; that is, correlated pulses per cluster when considering the first pulse of a cluster as an independent event. Each spontaneous fission carries the same probability of "extra" neutrons; therefore, (6) M1= M1 x cluster trigger rate which is also a cluster characteristic, but with quadratic weighting. Similarly, the product (8) is proportional to source strength. The M l and M2
should be constant if a random source [e.g. (a,n)l is added to the spontaneous source, because a truly random source cannot contribute coherent events, even though it may contribute many triggers.
M2 = M2 x cluster trigger rate
We also calculate M3 and M4, the third and fourth reduced moments, respectively. In many cases these moments are not supported by enough statistics to make them meaningful. However, they can be very significant where there is some multiplication (i.e., 1.1).
Linearity with Respect to Source Strength
Measuremen to explore this point were made with a series of "Cf sources. Figure 3 displays the cluster parameters M1 and M2 as functions of count rate. For convenience, the points are plotted on an arbitrary logarithmic vertical scale, and no relationship between sets of points should be inferred. Their stability over a range of three decades indicates that the equipment and numerical procedure are reasonably successful in compensating for cluster overlap.
should be proportional to the spontaneous fission source strength if the numerical process outlined We also generate a second (reduced) moment: ~2 = c P f ( j ] x j u -1) , (7) over widely varying count rates. 
